Abstract We describe a process route to fabricate arrays of Ultra-Low-Noise MoAu Transition Edge Sensors (TESs). The low thermal conductance required for space applications is achieved using 200 nm-thick Silicon Nitride (SiN x ) patterned to form long-thin legs with widths of 2.1 µm. Using bilayers formed on SiN x islands from films with 40 nm-thick Mo and Au thicknesses in the range 30 to 280 nm deposited by dc-sputtering in ultra-high vacuum we can obtain tunable transition temperatures in the range 700 to 70 mK. The sensors use largearea absorbers fabricated from high resistivity, thin-film β -phase Ta to provide impedance-matching to incident radiation. The absorbers are patterned to reduce the heat capacity associated with the nitride support structure and include Au thermalising features to assist the heat flow into the TES. Arrays of 400 detectors at the pixel spacing required for the long-wavelength band of the far-infrared instrument SAFARI are now being fabricated. Device yields approaching 99% are achieved.
Introduction
The far-infrared (FIR) band from 300 µm to 20 µm is of crucial importance for astrophysics, particularly with regard to studying the formation and evolution of galaxies, stars and planetary systems. It encompasses the wavelength range of the planned space missions SPICA 1 , FIRI 2 SAFIR, SPECS, and SPRIT; and it covers the wavelength range of the balloon interferometers BETTII 3 and FITE. 4 The new generation of space missions covering this range will require large-format 1 While it is technically feasible to manufacture single TESs having this sensitivity, it is challenging to create an ultra-low-noise TES technology that can be engineered into complete imaging arrays, with the required optical packing and uniformity of performance. The NEPs required for these sensitive detectors can be [7] .
achieved by thermally isolating the TES using four long (≥ 500 µm) and narrow (≤ 4 µm) support legs fabricated using thin SiN x . We have previously made and characterized small arrays of MoCu TESs with T c ∼ 100 mK both with and without IR absorbers as part of a development effort to move from microstrip-coupled polarization-sensitive TESs with NEP ∼ 2 × 10 −17 W/ √ Hz tailored for groundbased astronomy 5, 6 to the ultra-low-noise performance required for space applications. 7, 8 Figure 1 (a) shows an image of one of these MoCu devices fabricated without an additional absorber structure. The curvature in the central SiN x island is of order 1 µm out of the figure and arises from residual stress in the SiO 2 layer needed to passivate the Cu. The SiO 2 also contributes heat capacity and hence possibly additional noise features. MoAu TESs do not require passivation and our initial devices reported elsewhere in these proceedings 9 have demonstrated excellent long-term stability. Figure 1(b) shows the measured dark NEP for two of these TESs. The low frequency NEP ∼ 4 × 10 −19 W/ √ Hz for a conductance to the bath G b = 0.17 pW/K is within a factor of order √ 2 of the phonon limit calculated with noise modifier γ φ = 0.5. 10 In this paper we describe the fabrication route for ultra-low-noise MoAu TES detectors operating close to 100 mK with a brief report on the status of the latest measurements. The array described here has 388 single devices each consisting of a MoAu bilayer TES with Au banks and fingers partially across the TES, 11 a Ta FIR absorber, Au thermalizing structures and Nb connections all formed on a SiN x island. The island is thermally isolated from the Si wafer by four SiN x legs of width 2.1 µm and length 540 µm, which determine the thermal conductance and hence the responsivity, saturation power and readout noise spectrum of the device. Photographs of the device types are shown in Fig. 2 .
Experimental details
The sensors are manufactured on 50 mm diameter, 225 µm thick 100 , doubleside polished Si wafers. These wafers have, on both sides, a 50 nm film of thermal SiO 2 and a 200 nm film spell of slightly off-stochiometric SiN x , formed by lowpressure chemical vapour deposition. Ultimately, the SiN x becomes a suspended membrane, produced by back-side etching of the supporting silicon substrate under the TES and absorber, to give the required thermal isolation. Fig. 2(a) .
The first two steps of device fabrication are Reactive Ion Etching (RIE) of the SiN x /SiO 2 using CHF 3 gas to outline the array and define the membrane and legs (done in two separate steps, one on the front of the wafer and one on the back): Fig. 3(a) and (b) . Then the Ta absorber layer is deposited by DC magnetron sputtering in a system with a base pressure of 10 −10 Torr as in Fig. 3(c) . The next step is deposition of superconducting bilayer by DC magnetron sputtering also under ultra-high vacuum conditions. The bilayer described here consists of a 40 nm Mo layer followed by a 195 nm Au layer, deposited in quick succession to avoid interface contamination and thereby achieving a reproducible proximity effect. The bilayer is patterned by wet etching: first the Au in a 50% solution of commercially prepared gold etch and water, and then the Mo in a commercially prepared aluminum etch: Fig. 3(d) . The next processing step is the deposition of a 200 nm-thick Au thermalizing layer on the back of the wafer: Fig. 3(e) . A second 200 nm Au deposition forms thermalizing bars on the Ta absorber, and Au banks and lateral bars on the bilayer to improve thermalization of the TES: Fig. 3(f) . A AuCu deposition, not shown, forms resistive heaters on the Si frame and Johnson noise thermometers on selected SiN x islands in place of the TES. The TES electrical connections and contact pads are formed from 250 nm of Nb (not shown on the process flow). At each stage, the Au and Nb layers are removed from unwanted areas by lift-off. The wafer is then ready for bonding face down to a carrier wafer: Fig. 3(g) . The last step is the fabrication of the membrane, which requires removal of the supporting Si from the window using Deep Reactive Ion Etching, thus leaving the TES and absorber membrane suspended on the nitride legs: Fig. 3(h) . Finally the wafer is demounted, cleaned in an O 2 plasma and is ready for testing.
The pixel spacing for the prototype array was matched to the SAFARI L-band requirement of 1.6 mm. The array includes full Ta absorbers as in Fig. 2(a) , striped ( Fig. 2(b) ) and meshed absorbers (Fig. 2(c) ). On selected calibration pixels the Ta was omitted completely and on others both the absorber and its support nitride was removed. Johnson noise thermometers were also included to assist with estimates of stray-light. The target T c was in the range 110 − 120 mK. The array was cooled in a closed-cycle, sorption-pumped dilution refrigerator mounted on a pulse-tube cooler giving a base temperature of 68 mK. 12 The array was enclosed in a Au-plated Cu box the inside of which was coated with light-absorbing SiC granules and carbon black mixed in Stycast 2850 to minimize scattered light. A photograph of the experimental enclosure is shown in Fig. 4(b) . The sample space was surrounded by multiple layers of Nb foil and Metglas to provide magnetic shielding. We used NIST SQUIDs with analogue electronics readout that keeps the multiplexer in a fixed state but none-the-less permits readout of multiple channels. For these tests the SQUIDs and bias resistors have a separate light-tight enclosure with light-tight electrical feedthrough to the array enclosure. The first 388-element arrays have now been completed and low temperature measurements are in progress. Thermal cycle tests already indicate that the mounting scheme shown in Fig. 4(b) is robust and no devices have been damaged on repeated thermal cycles despite the removal of a large fraction of the support Si (of order 36%). Overall device yield was 99%. All TESs are clearly visible in Fig. 4(a) including in the lower left portion a very small test pixel where the absorbing Ta and support SiN x was removed and the striped absorbers in the lower right sector. On a subset of TESs normal state resistances were measured to be R n = 31±1 mΩ and T c = 113 ± 5 mK. Conductance to the heat bath was 0.19 ± 0.2 pW/K giving a predicted phonon-limited NEP of 2.4 × 10 −19 W/ √ Hz calculated with noise modifier γ φ = 0.5.
Results and Discussion
Further measurements are in progress to assess uniformity of the characteristics across the array, to measure in detail the dark NEP and response times as a function of absorber geometry, and to use the frame heaters to assess wafer heat sinking and pixel-to-pixel thermal cross-talk. We are also developing a fully micro-machined wafer backing-plate incorporating metallized back shorts and wiring fanout for integration into a full focal-plane. Results will be reported separately. The results already obtained suggest an important step-forward in the development of the next generation of space-based TESs and from the perspective of fabrication a significant step.
